The AiP74LVC2T45; AiP74LVCH2T45 are dual bit, dual supply translating transceivers with 3-state outputs that enable bidirectional level translation. They feature two 2-bits input-output ports(nA and nB), a direction control input (DIR) and dual supply pins (VCC(A) and VCC(B)). Both VCC(A) and VCC(B) can be supplied at any voltage between 1.2V and 5.5V making the device suitable for translating between any of the low voltage nodes (1.2V, 1.5V, 1.8V, 2.5V, 3.3V and 5.0V). Pins nA and DIR are referenced to VCC(A) and pins nB are referenced to VCC(B). A HIGH on DIR allows transmission from nA to nB and a LOW on DIR allows transmission from nB to nA.
The devices are fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at GND level, both A port and B port are in the high-impedance OFF-state.
Active bus hold circuitry in the AiP74LVCH2T45 holds unused or floating data inputs at a valid logic level.
Wide supply voltage range:
VCC(A): 1.2V to 5.5V
VCC(B): 1.2V to 5.5V
Maximum data rates:
420 Mbps (3.3V to 5.0V translation)
210 Mbps (translate to 3.3V))
140 Mbps (translate to 2.5V)
75 Mbps (translate to 1.8V)
60 Mbps (translate to 1.5V)
±24mA output drive (VCC=3.0V)
Inputs accept voltages up to 5.5V
Low power consumption: 16uA maximum ICC
IOFF circuitry provides partial Power-down mode operation
Specified from -40℃ to +105℃